uvm - verification using Questasim -


i trying verify design in questasim , design in vhdl. using makefile. command

vcom -93 -work $(work) $(rtl) $(svtb1) $(svtb) 

it invoking vhdl compiler, not displaying master_driver signals.
can tell solution?

i got 1 solution don't know whether it's perfect one. solution question divide sv , vhdl codes in 2 different folders , compile them separately. work folder should same.


Comments

Popular posts from this blog

python - Operations inside variables -

Generic Map Parameter java -

arrays - What causes a java.lang.ArrayIndexOutOfBoundsException and how do I prevent it? -